Vlsi Interconnect Optimization Considering Non-uniform Metal Stacks
نویسندگان
چکیده
منابع مشابه
Spice Compatible Model for Multiple Coupled Nonuniform Transmission Lines Application in Transient Analysis of VLSI Circuits
An SPICE compatible model for multiple coupled nonuniform lossless transmission lines (TL's) is presented. The method of the modeling is based on the steplines approximation of the nonuniform TLs and quasi-TEM assumptions. Using steplines approximation the system of coupled nonuniform TLs is subdivided into arbitrary large number of coupled uniform lines (steplines) with different characteristi...
متن کاملComprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines
In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...
متن کاملModeling and Analysis of Non-Uniform Substrate Temperature Effects in High Performance VLSI
A non-uniform temperature profile for the chip substrate in high-performance ICs can significantly impact the performance of the global on-chip interconnects. This paper presents a detailed modeling and analysis of the interconnect performance degradation due to the non-uniform temperature profiles that are encountered along the metal connections as a result of the thermal gradients in the unde...
متن کاملUniversity of California Riverside Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design Iv Abstract of the Dissertation Process Variation Aware Interconnect Simulation and Optimization in Vlsi Design
OF THE DISSERTATION Process Variation Aware Interconnect Simulation and Optimization in VLSI Design
متن کاملPerformance optimization of VLSI interconnect layout
This paper presents a comprehensive survey of existing techniques for interconnect optimizationduring the VLSI physical design process, with emphasis on recent studies on interconnect design and optimization for high-performance VLSI circuit design under the deep submicron fabrication technologies. First, we present a number of interconnect delay models and driver/gate delay models of various d...
متن کامل